Power gating architecture implementation inside clock period to reduce power

Debanjali Nath, Priyanka Choudhury, Abhishek Nag, Sambhu Nath Pradhan. Power gating architecture implementation inside clock period to reduce power. IJCAET, 6(3):310-323, 2014. [doi]

Abstract

Abstract is missing.