The following publications are possibly variants of this publication:
- An LC-DCO based synthesizable injection-locked PLL with an FoM of -250.3dBDongsheng Yang, Wei Deng, Bangan Liu, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa. esscirc 2016: 197-200 [doi]
- 2 3mW synthesizable fractional-N PLL with a soft injection-locking techniqueWei Deng, Dongsheng Yang, Aravind Tharayil Narayanan, Kengo Nakata, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa. isscc 2015: 1-3 [doi]
- A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOIDongsheng Yang, Wei Deng, Aravind Tharayil Narayanan, Rui Wu, Bangan Liu, Kenichi Okada, Akira Matsuzawa. ieiceee, 12(15):20150531, 2015. [doi]
- 2 970µW dual-loop injection-locked PLL with -243dB FOM using synthesizable all-digital PVT calibration circuitsWei Deng, Ahmed Musa, Teerachot Siriburanon, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa. isscc 2013: 248-249 [doi]
- A 1.2ps-jitter fully-synthesizable fully-calibrated fractional-N injection-locked PLL using true arbitrary nonlinearity calibration techniqueBangan Liu, Huy Cu Ngo, Kengo Nakata, Wei Deng, Yuncheng Zhang, Junjun Qiu, Toru Yoshioka, Jun Emmei, Haosheng Zhang, Jian Pang, Aravind Tharayil Narayanan, Dongsheng Yang, Hanli Liu, Kenichi Okada, Akira Matsuzawa. cicc 2018: 1-4 [doi]
- An HDL-synthesized injection-locked PLL using LC-based DCO for on-chip clock generationDongsheng Yang, Wei Deng, Bangan Liu, Aravind Tharayil Narayanan, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa. aspdac 2017: 13-14 [doi]
- An HDL-synthesized gated-edge-injection PLL with a current output DACDongsheng Yang, Wei Deng, Tomohiro Ueno, Teerachot Siriburanon, Satoshi Kondo, Kenichi Okada, Akira Matsuzawa. aspdac 2015: 2-3 [doi]