Scheduling voter checks to detect configuration memory errors in FPGA-based TMR systems - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Nguyen T. H. Nguyen, Ediz Cetin, Oliver Diessel. Scheduling voter checks to detect configuration memory errors in FPGA-based TMR systems. In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2017, Cambridge, United Kingdom, October 23-25, 2017. pages 1-4, IEEE, 2017. [doi]

This author has not been identified. Look up 'Nguyen T. H. Nguyen' in GoogleThis author has not been identified. Look up 'Ediz Cetin' in GoogleThis author has not been identified. Look up 'Oliver Diessel' in Google

runs on WebDSL