Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator

Thomas M. Niermann, Wu-Tung Cheng, Janak H. Patel. Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator. In DAC. pages 535-540, 1990. [doi]

Abstract

Abstract is missing.