Low-Power, Energy-Efficient Full Adder for Deep-Submicron Design

Mallikarjuna Rao Nimmagadda, Ajit Pal. Low-Power, Energy-Efficient Full Adder for Deep-Submicron Design. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011, 4-6 July 2011, Chennai, India. pages 345-346, IEEE Computer Society, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.