Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization

Feifei Niu, Qiang Zhou, Hailong Yao, Yici Cai, Jianlei Yang, Chin-Ngai Sze. Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization. In David Atienza, Yuan Xie, José L. Ayala, Ken S. Stevens, editors, Proceedings of the 21st ACM Great Lakes Symposium on VLSI 2010, Lausanne, Switzerland, May 2-6, 2011. pages 199-204, ACM, 2011. [doi]

Authors

Feifei Niu

This author has not been identified. Look up 'Feifei Niu' in Google

Qiang Zhou

This author has not been identified. Look up 'Qiang Zhou' in Google

Hailong Yao

This author has not been identified. Look up 'Hailong Yao' in Google

Yici Cai

This author has not been identified. Look up 'Yici Cai' in Google

Jianlei Yang

This author has not been identified. Look up 'Jianlei Yang' in Google

Chin-Ngai Sze

This author has not been identified. Look up 'Chin-Ngai Sze' in Google