A Novel Approximate Adder Design Methodology with Single LUT Delay for Fault-tolerant FPGA-based Systems

Tuaha Nomani, Mujahid Mohsin. A Novel Approximate Adder Design Methodology with Single LUT Delay for Fault-tolerant FPGA-based Systems. In Second International Conference on Latest trends in Electrical Engineering and Computing Technologies, INTELLECT 2019, Karachi, Pakistan, November 13-14, 2019. pages 1-6, IEEE, 2019. [doi]

Abstract

Abstract is missing.