TH-hopping scheme for 82% power saving in low-voltage processors

Koichi Nose, Masayuki Hirabayashi, Hiroshi Kawaguchi, Seongsoo Lee, Takayasu Sakurai. TH-hopping scheme for 82% power saving in low-voltage processors. In Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, CICC 2001, San Diego, CA, USA, May 6-9, 2001. pages 93-96, IEEE, 2001. [doi]

Abstract

Abstract is missing.