Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and /spl plusmn/50 ps jitter

Ilya I. Novof, John Austin, Ram Kelkar, Don Strayer, Steve Wyatt. Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and /spl plusmn/50 ps jitter. J. Solid-State Circuits, 30(11):1259-1266, November 1995. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.