Jason Oberg, Sarah Meiklejohn, Timothy Sherwood, Ryan Kastner. Leveraging Gate-Level Properties to Identify Hardware Timing Channels. IEEE Trans. on CAD of Integrated Circuits and Systems, 33(9):1288-1301, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.