A design methodology for SAR ADC optimal redundancy bit - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Toru Okazaki, Daisuke Kanemoto, Ramesh K. Pokharel, Keiji Yoshida, Haruichi Kanaya. A design methodology for SAR ADC optimal redundancy bit. IEICE Electronic Express, 11(10):20140218, 2014. [doi]

This author has not been identified. Look up 'Toru Okazaki' in GoogleThis author has not been identified. Look up 'Daisuke Kanemoto' in GoogleThis author has not been identified. Look up 'Ramesh K. Pokharel' in GoogleThis author has not been identified. Look up 'Keiji Yoshida' in GoogleThis author has not been identified. Look up 'Haruichi Kanaya' in Google

runs on WebDSL