Comments on "Leading-zero anticipatory logic for high-speed floating point addition" [with reply] - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Vojin G. Oklobdzija, Hiroaki Suzuki, Hiroyuki Morinaka, Hiroshi Makino, Yasunobu Nakase, Koichiro Mashiko, Tadashi Sumi. Comments on "Leading-zero anticipatory logic for high-speed floating point addition" [with reply]. J. Solid-State Circuits, 32(2):292, 1997. [doi]

This author has not been identified. Look up 'Vojin G. Oklobdzija' in GoogleThis author has not been identified. Look up 'Hiroaki Suzuki' in GoogleThis author has not been identified. Look up 'Hiroyuki Morinaka' in GoogleThis author has not been identified. Look up 'Hiroshi Makino' in GoogleThis author has not been identified. Look up 'Yasunobu Nakase' in GoogleThis author has not been identified. Look up 'Koichiro Mashiko' in GoogleThis author has not been identified. Look up 'Tadashi Sumi' in Google

runs on WebDSL