0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yasuyuki Okuma, Koichi Ishida, Yoshikatsu Ryu, Xin Zhang, Po-Hung Chen, Kazunori Watanabe, Makoto Takamiya, Takayasu Sakurai. 0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS. In Jacqueline Snyder, Rakesh Patel, Tom Andre, editors, IEEE Custom Integrated Circuits Conference, CICC 2010, San Jose, California, USA, 19-22 September, 2010, Proceedings. pages 1-4, IEEE, 2010. [doi]

This author has not been identified. Look up 'Yasuyuki Okuma' in GoogleThis author has not been identified. Look up 'Koichi Ishida' in GoogleThis author has not been identified. Look up 'Yoshikatsu Ryu' in GoogleThis author has not been identified. Look up 'Xin Zhang' in GoogleThis author has not been identified. Look up 'Po-Hung Chen' in GoogleThis author has not been identified. Look up 'Kazunori Watanabe' in GoogleThis author has not been identified. Look up 'Makoto Takamiya' in GoogleThis author has not been identified. Look up 'Takayasu Sakurai' in Google

runs on WebDSL