Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff

Debasis Pal, Abir Pramanik, Parthasarathi Dasgupta, Debesh Kumar Das. Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff. In 20th International Symposium on VLSI Design and Test, VDAT 2016, Guwahati, India, May 24-27, 2016. pages 1-6, IEEE, 2016. [doi]

Authors

Debasis Pal

This author has not been identified. Look up 'Debasis Pal' in Google

Abir Pramanik

This author has not been identified. Look up 'Abir Pramanik' in Google

Parthasarathi Dasgupta

This author has not been identified. It may be one of the following persons: Look up 'Parthasarathi Dasgupta' in Google

Debesh Kumar Das

This author has not been identified. Look up 'Debesh Kumar Das' in Google