Debasis Pal, Abir Pramanik, Parthasarathi Dasgupta, Debesh Kumar Das. Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff. In 20th International Symposium on VLSI Design and Test, VDAT 2016, Guwahati, India, May 24-27, 2016. pages 1-6, IEEE, 2016. [doi]
Abstract is missing.