A New Design of an N-Bit Reversible Arithmetic Logic Unit - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Subhankar Pal, Chetan Vudadha, Sai Phaneendra P., Sreehari Veeramachaneni, Srinivas Mandalika. A New Design of an N-Bit Reversible Arithmetic Logic Unit. In 2014 Fifth International Symposium on Electronic System Design, Surathkal, Mangalore, India, December 15-17, 2014. pages 224-225, IEEE, 2014. [doi]

This author has not been identified. Look up 'Subhankar Pal' in GoogleThis author has not been identified. Look up 'Chetan Vudadha' in GoogleThis author has not been identified. Look up 'Sai Phaneendra P.' in GoogleThis author has not been identified. Look up 'Sreehari Veeramachaneni' in GoogleThis author has not been identified. Look up 'Srinivas Mandalika' in Google

runs on WebDSL