Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support

Ayan Palchaudhuri, Anindya Sundar Dhar. Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support. J. Parallel Distrib. Comput., 151:13-23, 2021. [doi]

Authors

Ayan Palchaudhuri

This author has not been identified. Look up 'Ayan Palchaudhuri' in Google

Anindya Sundar Dhar

This author has not been identified. Look up 'Anindya Sundar Dhar' in Google