Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support

Ayan Palchaudhuri, Anindya Sundar Dhar. Speed-area optimized VLSI architecture of multi-bit cellular automaton cell based random number generator on FPGA with testable logic support. J. Parallel Distrib. Comput., 151:13-23, 2021. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.