Logic Partitioning for Minimizing Gate Arrays

Chet A. Palesko, Lex A. Akers. Logic Partitioning for Minimizing Gate Arrays. IEEE Trans. on CAD of Integrated Circuits and Systems, 2(2):117-121, 1983. [doi]

Authors

Chet A. Palesko

This author has not been identified. Look up 'Chet A. Palesko' in Google

Lex A. Akers

This author has not been identified. Look up 'Lex A. Akers' in Google