Logic Partitioning for Minimizing Gate Arrays

Chet A. Palesko, Lex A. Akers. Logic Partitioning for Minimizing Gate Arrays. IEEE Trans. on CAD of Integrated Circuits and Systems, 2(2):117-121, 1983. [doi]

Abstract

Abstract is missing.