Timing Arc based logic analysis for false noise reduction - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Murthy Palla, Jens Bargfrede, Stephan Eggersglüß, Walter Anheier, Rolf Drechsler. Timing Arc based logic analysis for false noise reduction. In 2009 International Conference on Computer-Aided Design (ICCAD 09), November 2-5, 2009, San Jose, CA, USA. pages 225-230, IEEE, 2009. [doi]

This author has not been identified. Look up 'Murthy Palla' in GoogleThis author has not been identified. Look up 'Jens Bargfrede' in GoogleThis author has not been identified. Look up 'Stephan Eggersglüß' in GoogleThis author has not been identified. Look up 'Walter Anheier' in GoogleThis author has not been identified. Look up 'Rolf Drechsler' in Google

runs on WebDSL