Murthy Palla, Jens Bargfrede, Stephan Eggersglüß, Walter Anheier, Rolf Drechsler. Timing Arc based logic analysis for false noise reduction. In 2009 International Conference on Computer-Aided Design (ICCAD 09), November 2-5, 2009, San Jose, CA, USA. pages 225-230, IEEE, 2009. [doi]
No references recorded for this publication.
No citations of this publication recorded.