Optimal clock period FPGA technology mapping for sequential circuits

Peichen Pan, C. L. Liu. Optimal clock period FPGA technology mapping for sequential circuits. ACM Trans. Design Autom. Electr. Syst., 3(3):437-462, 1998. [doi]

Authors

Peichen Pan

This author has not been identified. Look up 'Peichen Pan' in Google

C. L. Liu

This author has not been identified. Look up 'C. L. Liu' in Google