The following publications are possibly variants of this publication:
- A 12-bit 1GS/s ADC With Background Distortion and Split-ADC-Like Gain CalibrationLai Wei, Zihao Zheng, Nereo Markulic, Jorge Lagos 0001, Ewout Martens, Rui Paulo Martins, Yan Zhu 0001, Jan Craninckx, Chi-Hang Chan. tcasI, 70(12):4679-4691, December 2023. [doi]
- A 12b 1GS/s Pipelined ADC with Digital Background Calibration of Inter-stage Gain, Capacitor Mismatch, and Kick-back ErrorsMingyang Gu, Yi Zhong, Lu Jie, Nan Sun 0001. esscirc 2023: 329-332 [doi]
- 22.1 A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized Input BufferYuefeng Cao, Minglei Zhang, Yan Zhu 0001, Rui Paulo Martins, Chi-Hang Chan. isscc 2024: 388-390 [doi]