Harnessing voltage margins for energy efficiency in multicore CPUs

George Papadimitriou, Manolis Kaliorakis, Athanasios Chatzidimitriou, Dimitris Gizopoulos, Peter Lawthers, Shidhartha Das. Harnessing voltage margins for energy efficiency in multicore CPUs. In Hillery C. Hunter, Jaime Moreno, Joel S. Emer, Daniel Sánchez 0003, editors, Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2017, Cambridge, MA, USA, October 14-18, 2017. pages 503-516, ACM, 2017. [doi]

Authors

George Papadimitriou

This author has not been identified. Look up 'George Papadimitriou' in Google

Manolis Kaliorakis

This author has not been identified. Look up 'Manolis Kaliorakis' in Google

Athanasios Chatzidimitriou

This author has not been identified. Look up 'Athanasios Chatzidimitriou' in Google

Dimitris Gizopoulos

This author has not been identified. Look up 'Dimitris Gizopoulos' in Google

Peter Lawthers

This author has not been identified. Look up 'Peter Lawthers' in Google

Shidhartha Das

This author has not been identified. Look up 'Shidhartha Das' in Google