Harnessing voltage margins for energy efficiency in multicore CPUs

George Papadimitriou, Manolis Kaliorakis, Athanasios Chatzidimitriou, Dimitris Gizopoulos, Peter Lawthers, Shidhartha Das. Harnessing voltage margins for energy efficiency in multicore CPUs. In Hillery C. Hunter, Jaime Moreno, Joel S. Emer, Daniel Sánchez 0003, editors, Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2017, Cambridge, MA, USA, October 14-18, 2017. pages 503-516, ACM, 2017. [doi]

Abstract

Abstract is missing.