A Semi-Digital Delay Locked Loop for Clock Skew Minimization

Joonbae Park, Yido Koo, Wonchan Kim. A Semi-Digital Delay Locked Loop for Clock Skew Minimization. In 12th International Conference on VLSI Design (VLSI Design 1999), 10-13 January 1999, Goa, India. pages 584-588, IEEE Computer Society, 1999. [doi]

Authors

Joonbae Park

This author has not been identified. Look up 'Joonbae Park' in Google

Yido Koo

This author has not been identified. Look up 'Yido Koo' in Google

Wonchan Kim

This author has not been identified. Look up 'Wonchan Kim' in Google