A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Se-Jeong Park, Jeong-Su Kim, Ramchan Woo, Se-Joong Lee, Kang Min Lee, Tae-Hum Yang, Jin-Yong Jung, Hoi-Jun Yoo. A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth. J. Solid-State Circuits, 37(5):612-623, 2002. [doi]

This author has not been identified. Look up 'Se-Jeong Park' in GoogleThis author has not been identified. Look up 'Jeong-Su Kim' in GoogleThis author has not been identified. Look up 'Ramchan Woo' in GoogleThis author has not been identified. Look up 'Se-Joong Lee' in GoogleThis author has not been identified. Look up 'Kang Min Lee' in GoogleThis author has not been identified. Look up 'Tae-Hum Yang' in GoogleThis author has not been identified. Look up 'Jin-Yong Jung' in GoogleThis author has not been identified. Look up 'Hoi-Jun Yoo' in Google

runs on WebDSL