The following publications are possibly variants of this publication:
- A 2.4 GHz 0.1-Fref-Bandwidth All-Digital Phase-Locked Loop With Delay-Cell-Less TDCMinyoung Song, Inhwa Jung, Sudhakar Pamarti, Chulwoo Kim. tcas, 60-I(12):3145-3151, 2013. [doi]
- A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-TimeMoo-young Kim, Dongsuk Shin, Hyunsoo Chae, Chulwoo Kim. tvlsi, 17(10):1461-1469, 2009. [doi]
- A 2-4 GHz fast-locking frequency multiplying delay-locked loopJongsun Kim, Bongho Bae. ieiceee, 14(2):20161056, 2017. [doi]
- All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAMDong-Hoon Jung, Young-Jae An, Kyungho Ryu, Jung-Hyun Park, Seong-Ook Jung. tcas, 62-II(11):1023-1027, 2015. [doi]