The following publications are possibly variants of this publication:
- An Optimized Standard Cell Design Methodology Targeting Low Parasitics and Small Area for Complementary FETs (CFETs)Eun-Bin Park, Taigon Song. isocc 2021: 395-396 [doi]
- NS3K: A 3-nm Nanosheet FET Standard Cell Library Development and its ImpactTaehak Kim, Jaehoon Jeong, Seungmin Woo, Jeonggyu Yang, Hyunwoo Kim, Ahyeon Nam, Changdong Lee, Jinmin Seo, Minji Kim 0008, Siwon Ryu, Yoonju Oh, Taigon Song. tvlsi, 31(2):163-176, February 2023. [doi]
- Device Design Guidelines of 3-nm Node Complementary FET (CFET) in Perspective of Electrothermal CharacteristicsSeung-Geun Jung, Dong-Won Jang, Seong-Ji Min, Euyjin Park, Hyunyong Yu. access, 10:41112-41118, 2022. [doi]
- Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMTChung-Kuan Cheng, Chia-Tung Ho, Daeyeal Lee, Bill Lin, Dongwon Park. tvlsi, 29(6):1178-1191, 2021. [doi]