Debjyoti Paul, Mitrajit Chatterjee, Dhiraj K. Pradhan. VERILAT: verification using logic augmentation and transformations. IEEE Trans. on CAD of Integrated Circuits and Systems, 19(9):1041-1051, 2000. [doi]
No references recorded for this publication.
No citations of this publication recorded.