Patroklos Pazionis, Andreas Tsimpos, Gerasimos Theodoratos, Georgios Panagopoulos. A 4.8ps Resolution, PVT-insensitive Vernier-based TDC using switched-RO PLL and Back Gate Calibration. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2025, Kalamata, Greece, July 6-9, 2025. pages 1-6, IEEE, 2025. [doi]
Abstract is missing.