Evolution of synthetic RTL benchmark circuits with predefined testability

Tomas Pecenka, Lukás Sekanina, Zdenek Kotásek. Evolution of synthetic RTL benchmark circuits with predefined testability. ACM Trans. Design Autom. Electr. Syst., 13(3), 2008. [doi]

Abstract

Abstract is missing.