A low-overhead RO PUF design for Xilinx FPGAs

Songwei Pei, Jingdong Zhang, Ruonan Wang. A low-overhead RO PUF design for Xilinx FPGAs. IEICE Electronic Express, 15(5):20180093, 2018. [doi]

Abstract

Abstract is missing.