Low-power enhanced system-on-chip design for sequential minimal optimisation learning core with tri-layer bus and butterfly-path accelerator - researchr publication

researchr

You are not signed in
Sign in
Sign up

Chih-Hsiang Peng, Po-Chuan Lin, Shovan Barma, Jhing-Fa Wang, Hong-Yuan Peng, K. Bharanitharan, Ta-Wen Kuan. Low-power enhanced system-on-chip design for sequential minimal optimisation learning core with tri-layer bus and butterfly-path accelerator. IET Computers & Digital Techniques, 9(2):93-100, 2015. [doi]

Abstract is missing.

runs on WebDSL