An accurate novel gate-sizing metric to optimize circuit performance under local intra-die process variations

Zahira Perez, Hector Villacorta, VĂ­ctor H. Champac. An accurate novel gate-sizing metric to optimize circuit performance under local intra-die process variations. In IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2018, Verona, Italy, October 8-10, 2018. pages 77-82, IEEE, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.