Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis

André B. Perina, Arthur Silitonga, Jürgen Becker 0001, Vanderlei Bonato. Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis. IEEE Transactions on Computers, 70(12):2070-2082, 2021. [doi]

Abstract

Abstract is missing.