Design-for-testability to achieve complete coverage of delay faults in standard full scan circuits

Irith Pomeranz, Sudhakar M. Reddy. Design-for-testability to achieve complete coverage of delay faults in standard full scan circuits. Journal of Systems Architecture, 47(3-4):357-373, 2001. [doi]

Abstract

Abstract is missing.