On methods to match a test pattern generator to a circuit-under-test

Irith Pomeranz, Sudhakar M. Reddy. On methods to match a test pattern generator to a circuit-under-test. IEEE Trans. VLSI Syst., 6(3):432-444, 1998. [doi]

Abstract

Abstract is missing.