Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper) - researchr publication

researchr

You are not signed in
Sign in
Sign up

Chak-Wa Pui, Gengjie Chen, Yuzhe Ma, Evangeline F. Y. Young, Bei Yu. Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper). In 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017, Irvine, CA, USA, November 13-16, 2017. pages 929-936, IEEE, 2017. [doi]

Abstract is missing.

runs on WebDSL