The following publications are possibly variants of this publication:
- Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCMKeni Qiu, Qing'an Li, Chun Jason Xue. dac 2014: 1-6 [doi]
- Compiler directed write-mode selection for high performance low power volatile PCMQing'an Li, Lei Jiang, Youtao Zhang, Yanxiang He, Chun Jason Xue. lctrts 2013: 101-110 [doi]
- Power and performance of read-write aware Hybrid Caches with non-volatile memoriesXiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Yuan Xie. date 2009: 737-742 [doi]
- Refresh-aware loop scheduling for high performance low power volatile STT-RAMKeni Qiu, Junpeng Luo, Zhiyao Gong, Weigong Zhang, Jing Wang, Yuanchao Xu, Tao Li, Chun Jason Xue. iccd 2016: 209-216 [doi]