Design and Evaluation of XOR Arbiter Physical Unclonable Function and its Implementation on FPGA in Hardware Security Applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Naveenkumar R, N. M. Sivamangai, Napolean A, S. Sridevi Sathya Priya. Design and Evaluation of XOR Arbiter Physical Unclonable Function and its Implementation on FPGA in Hardware Security Applications. J. Electronic Testing, 38(6):653-666, December 2022. [doi]

This author has not been identified. Look up 'Naveenkumar R' in GoogleThis author has not been identified. Look up 'N. M. Sivamangai' in GoogleThis author has not been identified. Look up 'Napolean A' in GoogleThis author has not been identified. Look up 'S. Sridevi Sathya Priya' in Google

runs on WebDSL