Design and Evaluation of XOR Arbiter Physical Unclonable Function and its Implementation on FPGA in Hardware Security Applications

Naveenkumar R, N. M. Sivamangai, Napolean A, S. Sridevi Sathya Priya. Design and Evaluation of XOR Arbiter Physical Unclonable Function and its Implementation on FPGA in Hardware Security Applications. J. Electronic Testing, 38(6):653-666, December 2022. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.