Atul Rahman, Sangyun Oh, Jongeun Lee, Kiyoung Choi. Design space exploration of FPGA accelerators for convolutional neural networks. In David Atienza, Giorgio Di Natale, editors, Design, Automation & Test in Europe Conference & Exhibition, DATE 2017, Lausanne, Switzerland, March 27-31, 2017. pages 1147-1152, IEEE, 2017. [doi]
Abstract is missing.