Efficient Testing of Clock Regenerator Circuits in Scan Designs

Rajesh Raina, Robert Bailey, Charles Njinda, Robert F. Molyneaux, Charlie Beh. Efficient Testing of Clock Regenerator Circuits in Scan Designs. In DAC. pages 95-100, 1997. [doi]

Abstract

Abstract is missing.