Ritesh Rajore, Ganesh Garga, H. S. Jamadagni, S. K. Nandy. Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture. In 19th IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2008, July 2-4, 2008 Leuven, Belgium. pages 49-54, IEEE Computer Society, 2008. [doi]
No references recorded for this publication.
No citations of this publication recorded.