Quantification of the likelihood of single event multiple transients in logic circuits in bulk CMOS technology

Nanditha P. Rao, Madhav P. Desai. Quantification of the likelihood of single event multiple transients in logic circuits in bulk CMOS technology. Microelectronics Journal, 72:86-99, 2018. [doi]

Abstract

Abstract is missing.