A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs

Javier Resano, Diederik Verkest, Daniel Mozos, Serge Vernalde, Francky Catthoor. A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs. Microprocessors and Microsystems, 28(5-6):291-301, 2004. [doi]

Authors

Javier Resano

This author has not been identified. Look up 'Javier Resano' in Google

Diederik Verkest

This author has not been identified. Look up 'Diederik Verkest' in Google

Daniel Mozos

This author has not been identified. Look up 'Daniel Mozos' in Google

Serge Vernalde

This author has not been identified. Look up 'Serge Vernalde' in Google

Francky Catthoor

This author has not been identified. It may be one of the following persons: Look up 'Francky Catthoor' in Google