Javier Resano, Diederik Verkest, Daniel Mozos, Serge Vernalde, Francky Catthoor. A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs. Microprocessors and Microsystems, 28(5-6):291-301, 2004. [doi]
Abstract is missing.