Woogeun Rhee. Design of low-jitter 1-GHz phase-locked loops for digital clock generation. In International Symposium on Circuits and Systems (ISCAS 1999), May 30 - June 2, 1999, Orlando, Florida, USA. pages 520-523, IEEE, 1999. [doi]
Abstract is missing.